Hybrid modulation technique with dc-bus voltage control for multiphase NPC converters by Cervone, A et al.
 Cervone, A, Brando, G and Dordevic, O
 Hybrid modulation technique with dc-bus voltage control for multiphase NPC 
converters
http://researchonline.ljmu.ac.uk/id/eprint/12909/
Article
LJMU has developed LJMU Research Online for users to access the research output of the 
University more effectively. Copyright © and Moral Rights for the papers on this site are retained by 
the individual authors and/or other copyright owners. Users may download and/or print one copy of 
any article(s) in LJMU Research Online to facilitate their private study or for non-commercial research. 
You may not engage in further distribution of the material or use it for any profit-making activities or 
any commercial gain.
The version presented here may differ from the published version or from the version of the record. 
Please see the repository URL above for details on accessing the published version and note that 
access may require a subscription. 
For more information please contact researchonline@ljmu.ac.uk
http://researchonline.ljmu.ac.uk/
Citation (please note it is advisable to refer to the publisher’s version if you 
intend to cite from this work) 
Cervone, A, Brando, G and Dordevic, O (2020) Hybrid modulation technique 
with dc-bus voltage control for multiphase NPC converters. IEEE 
Transactions on Power Electronics. ISSN 0885-8993 
LJMU Research Online
IEEE POWER ELECTRONICS REGULAR PAPER 
 
Hybrid Modulation Technique with DC-Bus 
Voltage Control for Multiphase NPC Converters 
 
A. Cervone, Student Member, IEEE, G. Brando, and O. Dordevic, Member, IEEE 
 
    Abstract — The paper presents a novel Carrier-Based Pulse 
Width Modulation (CBPWM) technique for multiphase Neutral 
Point Clamped (NPC) converters. The technique is aimed to 
actively control the Neutral Point (NP) potential while supplying 
the desired set of line-to-line voltages to the load. Standard 
techniques are either based on the sole Common Mode Voltage 
Injection (CMI) or on the sole Multi-Step (MS) switching mode; 
contrarily, the proposed algorithm combines these two approaches 
to take advantage of their main benefits. The technique performs 
well for each number of phases, for each modulation index and for 
each type of load. It can control in closed-loop the NP voltage to 
any desirable value with a reduced number of switching 
transitions. The proposed approach has been experimentally 
validated and compared with other carrier-based algorithms. 
    Keywords — Neutral Point Clamped, Multiphase Converters, 
Carrier Based, Pulse Width Modulation, Voltage Balancing. 
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I.  INTRODUCTION 
 Multilevel converters are, nowadays, an established and 
industrially accepted technology for high-voltage and high-
power applications, both in the field of the electrical drives and 
for grid-connected interfaces [1-4]. Indeed, at the expense of a 
higher number of switching devices, they guarantee several 
benefits with respect to conventional two-levels converters, like 
higher output voltage capabilities, reduced output voltage 
harmonic content, lower switching losses and a better 
electromagnetic compatibility. Among the different 
architectures, the Diode Clamped Converter (DCC), first 
introduced in [5], is one of the most commonly used structures 
[1-2], especially in its three-level form, which is commonly 
named Neutral Point Clamped (NPC). Its basic leg circuit 
consists of four active switching devices (with their free-
wheeling diodes) and two clamping diodes per leg. The DC bus 
is built of two series-connected capacitors with a Neutral Point 
(NP) rail. Given the presence of a common DC bus, the 
extension to a multiphase architecture is quite straightforward.  
A key problem for NPC converters is to keep the DC-bus 
capacitors’ voltages balanced, neutralizing the NP voltage drift 
and suppressing an undesired ripple [6-8]. Indeed, the current 
driven through the clamping diodes acts differently on the DC 
capacitors and, in some operating conditions, leads to low-
frequency oscillations [6-8] or even to an unstable behaviour 
[7]. These phenomena stress both the capacitors and the 
switching devices, reducing the life-span of the entire structure.  
The equalization task can be performed either through 
additional hardware circuits, specially developed for the 
voltage balancing [9-12], or through software approaches, by 
properly acting on the switching devices firing signals. This 
paper focuses on the software approaches. 
Several Pulse Width Modulation (PWM) techniques have 
been proposed in the technical literature for the NPC converter. 
As in the two-level case, they can be classified into three main 
categories: Selective Harmonic Elimination (SHE), Space 
Vector (SV) and Carrier Based (CB), [13-14].  
The SHE approaches compute the devices’ switching 
instants with the aim to supply a set of voltages with a desired 
harmonic content. Based on the load currents, the switching 
instants can be properly conditioned to control the NP potential 
[15-16]. However, these strategies refer to the steady state 
behaviour of the converter and require a priori knowledge of the 
supplied load for the estimation of the effects of the currents on 
the DC-bus voltages. As a result, they lack robustness and are 
not suited when the load is often subject to transients.  
Space vector approaches for NPC converters are usually 
related to three-phase case where the available output voltage 
combinations are classified into “zero”, “small”, “medium” and 
“large” vectors, according to their magnitude [13, 17-18]. Only 
the small and medium vectors have a direct effect on the NP 
potential and can be effectively exploited for equalization 
purposes, which is achieved by properly setting their dwell 
times [17-27]. To counteract the poor NP potential control 
capabilities in case of high modulation indexes, some authors 
proposed slightly different approaches based on the definition 
of a set of Virtual Space Vectors (VSVs) as proper linear 
combination of the original voltage vectors [28-30]. They allow 
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full control of the NP potential but introduce more switching 
transitions in each modulation period. Nevertheless, SV 
techniques (including VSV-based ones) are usually not suited 
for multiphase converters, both due to the fast increase of the 
number of different output vectors with the increase of the 
number of phases and due to the appearance of the additional 
space vector planes [31-35]. Many different approaches have 
been proposed in the technical literature to simplify the SV 
implementation on digital controllers [34-35], but only few of 
them explicitly address the NP equalization at the same time.  
Contrarily, CB approaches, by separately focusing on each 
converter’s phase, can be easily extended from three-phase to 
multiphase converters without requiring any intensive 
computational effort [35].  
Most of the standard CBPWM techniques developed for the 
NPC compute the switching signals for each phase through a 
single-reference/multi-carriers approach (i.e. by comparing a 
single duty-cycle per phase with two common triangular carrier 
signals) [13-14]. With this choice, in a single modulation 
period, the output node can either switch between the negative 
rail and the NP or between the NP and the positive rail, thus 
operating in Single-Step (SS) switching mode. This choice, 
despite minimizing the switching transitions rate, binds the 
top/bottom switching signals to the sole phase reference output 
voltage, thus lacking the control of the neutral point current. 
To counteract this phenomenon, a proper Common Mode 
Injection (CMI) can be added to the reference leg voltages to 
condition the switching signals and regain control over the NP 
current [36-42]. This method is completely equivalent to the 
dwell-time adjustment with SV approaches [34-35] but, like the 
SV modulation techniques, it fails to guarantee the desired 
control in case of high modulation indexes, given the constraint 
on the common mode voltage which can be injected. 
A different strategy is based on allowing the output voltage 
to switch between the positive, negative and NP nodes in the 
same modulation interval. This leads to an additional degree of 
freedom which can be exploited for the NP control [43-52]. 
This switching behaviour can be referred as Multi-Step (MS) 
mode and requires multiple reference signals for each phase, in 
order to separately control each switching device [45-46]. The 
extreme case is achieved by forcing the top and bottom device 
to switch at the same time. When it happens, the converter’s leg 
acts as an equivalent two-level converter leg and this behaviour 
can be referred as Two-Level (TL) mode. However, all the MS 
based approaches, despite being generalizable to any number of 
phases and being able to completely control the NP current 
(thus, removing the NP voltage oscillations), by switching 
between more levels, lead to an increase of the losses [45].  
This paper proposes a novel carrier-based modulation 
technique which, by properly combining the MS mode and an 
optimal CMI, is able to effectively exploit all the degrees of 
freedom offered by a multiphase NPC structure. It takes 
advantage of the main benefits of the two approaches, while at 
the same time neutralizing some of their main drawbacks.  
This work is an extension of the hybrid technique proposed 
by the authors in [52], where the focus was on a three-phase 
NPC converter which allowed to establish a deterministic way 
to combine the CMI with the MS capability and to show that 
having only one leg working in MS mode is sufficient to 
guarantee the full NP voltage control. However, this property is 
not true for multiphase systems and, therefore, the 
generalization of the proposed hybrid technique to a multiphase 
converter requires a refined procedure to properly exploit all the 
degrees of freedom offered by the structure. The generalization 
to multiphase systems makes the proposed approach 
particularly suited for high-power/high-reliability applications, 
like for electric ship propulsion or wind turbines, where 
multiphase drives are more and more frequently adopted [31]. 
The paper is organized as follows. First, in Section II, the 
mathematical model of the converter’s leg is obtained, with a 
special emphasis on the switching constraints to be respected; 
it is then expanded to a generic M-phases/M-wires system to 
highlight all the available degrees of freedom. In Section III, 
some different approaches are discussed. After addressing some 
CMI and MS based solutions already available in the technical 
literature, the proposed hybrid method is presented and 
discussed. Section IV shows the experimental validation of this 
technique, together with a proper comparison with some other 
approaches. The conclusions are given in Section V. 
II. MATHEMATICAL MODEL 
The considered architecture consists of an 푀 -phase NPC 
converter, feeding a generic 푀 -phases/푀 -wires load (Fig. 1). 
The neutral wire is absent and, consequently, the converter’s 
common mode current is constrained to zero. The positive and 
the negative DC rails are connected to a DC source with an 
almost constant total voltage 푣퐷퐶 = 푣퐷퐶,퐵 + 푣퐷퐶,푇  . The NP 
rail is connected to the NPC legs through the clamping diodes.  
A. Mathematical Model of an NPC Converter’s Leg 
With reference to Fig. 1, the 푘-th converter leg (with 푘 =1, … , 푀 ) can be connected to the three DC-bus nodes through 
the active devices and the clamping diodes. Each top/bottom 
device can be controlled through the corresponding switching 
signal 푠(푇/퐵),푘 ∈ {0; 1} , while its complementary device is 
controlled by the signal (1 − 푠(푇/퐵),푘) . The four possible 
switching states, together with the corresponding values of the 
obtained leg voltage 푣푘 and NP current 푖푁푃,푘, are summarized 
in Table I. The state {1; 0} makes the output voltage dependent 
on the sign of the output current and, as a result, it is useless for 
control purposes. As can be seen from Table I, a simple way to 
avoid its exploitation is to guarantee 0 ≤ 푠푇 ,푘 ≤ 푠퐵,푘 ≤ 1. 
Fig. 1.  Power circuit of an M-phase neutral point clamped converter. 
TABLE I.       NPC k-TH PHASE SWITCHING STATES 
State sT,k sB,k vk iNP,k 
{0,0} 0 0 0 0 
{0,1} 0 1 vDC,B ik 
{1.0} 1 0 vDC · (1 – sign(ik))/2 0 
{1,1} 1 1 vDC 0 
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Further on, to take into account all the possible switching 
modes (SS, MS and TL), the switching signals are considered 
as obtained through a multi-references single-carrier PWM 
technique. This means that each 푠(푇/퐵),푘 is computed through 
the comparison of a corresponding duty-cycle 푑(푇/퐵),푘 ∈ [0; 1] 
with a common triangular carrier 휎푐 , varying linearly in the 
same [0; 1]  interval with period 푇푐 . The different switching 
modes are exemplified in Fig. 2. Note that in Fig. 2, a general 
case is shown where the upper and the lower DC-bus capacitors 
have different voltages (i.e. 푣퐷퐶,퐵 ≠ 푣퐷퐶,푇 ≠ 푣퐷퐶/2).  
As can be deduced from the graphical interpretation, the 
switching constraints 0 ≤ 푠푇,푘 ≤ 푠퐵,푘 ≤ 1  are automatically 
met once the corresponding duty-cycles satisfy: 
0 ≤ 푑푇,푘 ≤ 푑퐵,푘 ≤ 1 (1)
Also, from Fig. 2 note that for SS and TL mode the duty cycles 푑푇 ,푘 and 푑퐵,푘 are uniquely determined for a given leg reference 
voltage 푣푘∗ . This is not the case for MS mode; the illustration in 
Fig. 2 is only one possible choice of 푑푇 ,푘 and 푑퐵,푘. 
By neglecting the voltage drops and the leakage currents in 
the semiconductor devices and by applying a standard 
averaging procedure over a 푇푐  time interval, the average 푘-th 
converter’s leg voltage and NP current are found to be: 
푣푘̅ = 푑퐵,푘 ⋅ 푣퐷̅퐶,퐵 + 푑푇 ,푘 ⋅ 푣퐷̅퐶,푇  푖푁푃,푘 = (푑퐵,푘 − 푑푇 ,푘) ⋅ 푖푘 = 푑푁푃,푘 ⋅ 푖푘 (2)
Overbar symbol denotes average value of the signal during 푇푐 . 
To keep notation simple, the overbar will be omitted further on, 
meaning that all the variables will implicitly refer to their 
average values over a modulation period. 
The difference 푑푁푃,푘 = 푑퐵,푘 − 푑푇 ,푘, that appears in (2) for 푖푁푃,푘, is an important parameter. Based on (1) one can see that 
it is always a non-negative value and represents the fraction of 
the modulation period 푇푐  for which the output of the 푘-th leg is 
connected to the NP. As mentioned, for MS mode the same 
reference voltage can be obtained by using different values of 푑푇 ,푘  and 푑퐵,푘 , thus by using different value of 푑푁푃,푘 . 
Therefore, from the MS modulation perspective and based on 
(2), 푑푁푃,푘 can be considered as a degree of freedom for the NP 
current control.  
The minimum value of 푑푁푃 ,푘 is zero and is obtained in TL 
mode (Fig. 2-left). The maximum value is obtained in SS mode 
(Fig. 2-right) and depends on the reference leg voltage 푣푘∗ : if 푣푘∗ < 푣퐷퐶,퐵 (as in Fig. 2-right from 0 to 푇푐) then 푑푁푃,max,푘 =푣푘∗/푣퐷퐶,퐵 ; if the reference is 푣푘∗ > 푣퐷퐶,퐵  (as in Fig. 2-right 
from 푇푐  to 2푇푐) then 푑푁푃,max,푘 = (푣퐷퐶 − 푣푘∗ ) 푣퐷퐶,푇⁄ . Hence, 
the maximum NP duty-cycle of each leg can be expressed as a 
function of the corresponding leg voltage reference as: 
푑푁푃,max,푘 = 푑푁푃,max(푣푘∗ ) = min { 푣푘
∗
푣퐷퐶,퐵 ;
푣퐷퐶 − 푣푘∗푣퐷퐶,푇 } (3)
The function 푑푁푃,max(푣푘∗ ) is the same for all 푀  converter legs, 
but for each leg it should be evaluated in correspondence to its 
reference leg voltage 푣푘∗  (which, in general, differs from leg to 
leg). From (3) one can see that 푑푁푃,max(푣푘∗ )is a piece-wise 
linear function that linearly increases from 0 to 1 in the interval 0 ≤ 푣푘∗ ≤ 푣퐷퐶,퐵  and linearly decreases from 1  to 0  in the 
interval 푣퐷퐶,퐵 ≤ 푣푘∗ ≤ 푣퐷퐶 . All the intermediate values of 푑푁푃,푘 (between 0 and 푑푁푃,max,푘) are the possible choices for 
MS mode (Fig. 2-middle). Thus, SS and TL mode can be also 
considered as special cases of MS mode.  
Instead of dealing with 푑푁푃,푘 which is in range from 0 to 푑푁푃,max(푣푘∗)  (and which is different for each leg), it is 
convenient to introduce the following normalization: 
훼푘 = 푑푁푃,푘 푑푁푃,max,푘⁄ = 푑푁푃 ,푘 푑푁푃,max(푣푘∗ )⁄  (4)
The parameter 훼푘 is named gain factor and is in range from 0 
to 1 . It represents percentage of 푑푁푃 ,max,푘  used in that 
switching period by the 푘-th NPC leg. The gain factor can be 
used to identify the switching mode of each leg (훼푘 = 0: TL 
Mode; 0 < 훼푘 < 1: MS Mode; 훼푘 = 1: SS Mode). 
From (4) one can write 푑퐵,푘 − 푑푇,푘 = 푑푁푃 ,푘 =훼푘 ⋅ 푑푁푃,max(푣푘∗ ). Substituting this into (2), one can see that by 
properly adjusting 훼푘  it is possible to vary the neutral point 
current 푖푁푃,푘  absorbed by the 푘 -th converter leg in each 
switching period, while keeping the average value of the 
obtained leg voltage equal to the reference 푣푘∗ . This capability 
of the MS mode can be conveniently exploited for the NP 
voltage control but, as a drawback, it introduces additional 
switching transitions comparing to the SS mode. 
Fig. 2. Qualitative behavior of the different switching modes for the same leg output voltage reference vk
∗ (left: Two-Level, middle: Multi-Step, right: Single-Step). 
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B. Multiphase NPC Mathematical Model 
The average dynamic of the DC-bus capacitors’ voltage 
unbalance can be found through superposition of each phase 
contribution to the average NP current (see Fig. 1): 
퐶 dd푡 (푣퐷퐶,푇 − 푣퐷퐶,퐵) = 푖푁푃  
= ∑ 푖푁푃,푘푀푘 = 1 = ∑ 푖푘 ⋅ 훼푘 ⋅ 푑푁푃,max(푣푘∗ )
푀
푘 = 1  
(5)
In absence of a neutral wire connection the converter’s 
common mode voltage does not have any influence on the 
behaviour of the load (because the phase-to-phase voltages stay 
unchanged). A common mode voltage reference 푣0∗  can be 
therefore injected in the NPC leg voltages to influence the 
converter’s behaviour (in this case the DC-bus voltages) 
without altering the voltages and currents of the supplied load. 
Each NPC reference leg voltage 푣푘∗  can be expressed as a sum 
of the corresponding reference phase voltage 푣푘̃∗  and of the 
reference common mode voltage 푣0∗  as: 
푣푘∗ = 푣푘̃∗ + 푣0∗ ,   with   푣0∗ = (1/푀) ⋅ ∑ 푣푘∗푀푘 = 1  (6)
By substituting (6) into (5) one gets: 
퐶 dd푡 (푣퐷퐶,푇 − 푣퐷퐶,퐵) = ∑ 푖푘 ⋅ 훼푘 ⋅ 푑푁푃,max(푣푘̃∗ + 푣0∗)
푀
푘 = 1
(7)
This expression formulates the NP voltage dynamics in its most 
general way by highlighting all the involved parameters and 
allowing to separate the controllable ones (푣0∗  and all 훼푘 values) 
from the uncontrollable ones (all 푣푘̃∗  and 푖푘). 
To analyse (7) first note that, since 0 ≤ 푣푘∗ ≤ 푣퐷퐶  must be 
satisfied for all NPC legs, the value of 푣0∗  is constrained to be 
within the feasible interval, whose extremes are: 
푣0,min∗ = | min푘{푣푘̃∗} | = −min푘{푣푘̃∗}    푣0,max∗ = 푣퐷퐶 − | max푘{푣푘̃∗} | = 푣퐷퐶 − max푘{푣푘̃∗} (8)
Going further, note that once a feasible set of reference 
phase voltages 푣푘̃∗  and of gain factors 훼푘 are chosen, the neutral 
point current 푖푁푃  is a piece-wise linear function of the common 
mode voltage reference 푣0∗ . This is because 푑푁푃,max(푣푘∗ )  (as 
explained in section II-A) is a two-segment piecewise linear 
function and, from (7), 푖푁푃  is the sum of 푀  of such functions 
(each of which has its own breaking points defined by the 
argument 푣푘∗ = 푣푘̃∗ + 푣0∗  and is weighted by 푖푘 ⋅ 훼푘 ). One 
example of 푖푁푃  as a function of 푣0∗  is shown in Fig. 3. The 
breaking points appear when one converter’s leg voltage is 
clamped to one of the DC-bus nodes [38]. Since the conditions 푣푘∗ = 0 and 푣푘∗ = 푣퐷퐶  are verified only when 푣0∗ = 푣0,min∗  and 푣0∗ = 푣0,max∗ , while the condition 푣푘∗ = 푣퐷퐶,퐵  might be 
satisfied by any leg, there are at most 푀 + 2 different clamping 
voltages/breaking points (further on denoted as 푣0푏,1∗ , 푣0푏,2∗ ,…). 
Finally, note that the above analysis is valid for any 푀 -wire 
system, including non-linear and non-symmetrical loads. 
III. HYBRID CMI - MS MODULATION STRATEGY 
Based on (7), to actively control the neutral point voltage, 
the NPC modulation strategy should be designed to achieve the 
full control of the current 푖푁푃 , which should be driven towards 
a desired reference 푖푁푃∗  (coming, for example, from a closed 
loop feedback controller). However, this capability should not 
interfere with the main converter purpose, which is to supply a 
desired set of phase voltages 푣푘̃∗ . Similarly, the output currents 푖푘, depend on the supplied load, thus cannot be directly used for 
the NP voltage control. Therefore, as already stated, the 
available degrees of freedom are the common mode voltage 
reference 푣0∗  and the gain factors 훼푘 . Depending on the 
exploited degrees of freedom, different strategies are defined. 
A. Standard CBPWM 
The standard CBPWM does not address the NP current 
control and all the converter’s legs work in SS mode (i.e. all the 
gain factors are set to 훼푘 = 1 meaning that, in each modulation 
interval, the converter’s legs are connected to the NP for the 
maximum available time). This is automatically achieved with 
most of the standard single-reference multi-carriers PWM 
techniques (like all the level-shifted methods). The common 
mode voltage is usually chosen to extend the linear modulation 
region, for example through a standard min-max injection [35]: 
푣0∗ = 푣0,avg∗ = (푣0,min∗ + 푣0,max∗ ) 2⁄  = 푣퐷퐶 2⁄ + ( |min푘{푣푘̃∗}| − |max푘{푣푘̃∗}| ) 2⁄  (9)
B. Common Mode Injection Based Techniques 
Some authors, as discussed in Section I, propose the 
exploitation of the sole common mode voltage 푣0∗  for the NP 
current control. The converter works in SS mode (i.e. all the 훼푘 = 1) and, again, the modulation can be realized through a 
single-reference multi-carriers comparison technique. The 
number of transitions per period is minimized and, together 
with it, also the corresponding switching losses [36-42].  
In [37] and [38] the choice of the common mode reference 
voltage is performed by evaluating the neutral point current 푖푁푃 (푣0∗) at the breaking points (as shown in Fig. 3) and then by 
selecting the clamping voltage 푣0,표푝푡,푚푒∗  which minimizes the 
error |푖푁푃 (푣0∗) − 푖푁푃∗ | from the reference NP current: 
푣0∗ = 푣0,표푝푡,푚푒∗ = argmin푣0푏,ℎ∗ {|푖푁푃 (푣0푏,ℎ∗ ) − 푖푁푃 ∗ |}  (10)
Since the breaking points 푣0푏,ℎ∗  are obtained when one of the 
converter’s legs is clamped to one of the DC-bus nodes, that 
means that this approach results in no switching in one phase 
during each modulation interval. Therefore, some 
discontinuous PWM techniques (DPWM), like the one of [42], 
can be interpreted as particular cases of this procedure. 
A refined approach consists in choosing, when possible, the 
common mode voltage reference able to set the NP current 
exactly to the desired reference. If a zero-crossing of the error 
function |푖푁푃 (푣0∗) − 푖푁푃∗ |  is detected between the ℎ -th and (ℎ+1)-th breaking point (푣0푏,ℎ∗  and 푣0푏,ℎ+1∗ ), then the optimal 
Fig. 3.  Optimal common mode voltage reference with the minimum breaking 
point error (푣0,표푝푡,푚푒∗ ) and with the error cancellation (푣0,표푝푡,푒푐∗ ). 
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푣0∗  is easily obtained via linear interpolation as: 푣0∗ = 푣0,표푝푡,푒푐∗  
= 푣0푏,ℎ∗ + (푣0푏,ℎ+1∗ − 푣0푏,ℎ∗ ) ⋅ 푖푁푃
 ∗ − 푖푁푃 (푣0푏,ℎ∗ )
푖푁푃 (푣0푏,ℎ+1∗ ) − 푖푁푃 (푣0푏,ℎ∗ ) 
(11) 
For the three-phase case, this coincides to the method proposed 
in [38] with the so-called “Precise Calculation Algorithm”. 
A qualitative picture of these two approaches is shown in 
Fig. 3, where the piece-wise linear function 푖푁푃 (푣0∗)  is 
compared with the desired reference 푖푁푃∗ . The common mode 
voltages selected by both (10) and (11) are clearly denoted. 
The common mode injection based algorithms allow to keep 
number of switching transitions low and, therefore, the 
corresponding losses. However, from the NP voltage control 
perspective, they perform poorly in case of high modulation 
indexes, where the feasible common mode voltage injection 
interval [푣0,min∗ , 푣0,max∗ ] is narrow. This effect is critical in case 
of low power factor operations (i.e. dominant reactive effect) 
[37-38] or for unbalanced loads [7]. 
C. Multi-Step Switching Mode Based Techniques 
As discussed in Section I, a different approach involves the 
exploitation of the multi-step switching mode to control the NP 
voltage [43-50]. These techniques modify the gain factors 훼푘 
and require several modulation signals, corresponding to the 
duty-cycles of each device: therefore, standard single-reference 
multi-carriers approaches cannot be used. The choice of which 
phases to be used in the MS mode (i.e. which 훼푘 to be different 
from 1) defines the different approaches. The common mode 
reference voltage 푣0∗  is not exploited for equalization purposes 
in these algorithms and is chosen by other criteria. 
In [43] the common mode reference voltage is obtained by 
the min-max injection criterion given by (9). Then, a recursive 
method is performed to choose the minimum number of phases 
needed to switch in MS mode to get closer to the NP current 
reference (because more legs in MS mode means higher 
switching losses). In particular, by starting with all the legs in 
SS mode, the algorithm selects at each iteration one extra leg to 
switch in MS mode until either the corresponding NP current 
intersects the reference or it is able to affect the voltages in the 
desired direction with an acceptable slope (i.e. without 
exceeding the reference NP current magnitude). 
The reduction of one or more gain factors (i.e. exploiting the 
MS mode) modifies the shape of the functional relation between 
the NP current and the common mode voltage. This can be 
graphically interpreted with the example given in Fig. 4. The 
original function (obtained with all legs in SS mode) 푖푁푃,푆푆(푣0∗) can be modified by reducing one gain factor 훼푚 up 
to the function 푖푁푃,푇퐿(푣0∗), obtained when the selected 푚-th 
NPC leg is in TL mode. The optimal gain factor is obtained 
when the function intersects the reference 푖푁푃∗  with the chosen 
voltage 푣0∗ = 푣0,푎푣푔∗ ; the corresponding function is 푖푁푃,푀푆(푣0∗). 
The MS based algorithms are always capable of 
guaranteeing the desired control over the NP voltage, but 
usually introduce many switching transitions, thus reducing the 
efficiency of the converter and worsening the output voltage 
harmonic content, especially for low power factor operations. 
D. Proposed Hybrid Technique 
A proper combination of a common mode voltage injection 
and multi-step operation can allow to take advantage of their 
main benefits, while partially neutralizing their respective 
drawbacks. The proposed hybrid technique, by controlling both 푣0∗  and 훼푘, is aimed to seek the desired reference NP current 
while keeping the average switching frequency low.  
The proposed algorithm starts with all the legs in SS mode 
(i.e. 훼푘 = 1 ) and, by using the same reasoning as in [38], 
examines all the breaking points of 푖푁푃 (푣0∗), looking for an 
intersection with the reference value 푖푁푃∗ . If an intersection is 
found, the optimal common mode voltage injection is found by 
applying (11), thus behaving like in Fig. 4. In case that there is 
no intersection, the algorithm evaluates the NP current function 
in correspondence to the clamping voltage 푣0,표푝푡,푚푒∗  given by 
(10), which guarantees the minimum distance from the 
reference NP current 푖푁푃∗ . If the corresponding NP current  푖푁푃,푚푒 = 푖푁푃 (푣0,표푝푡,푚푒∗ )  affects the DC-bus voltages in the 
desired way and with an acceptable slope (i.e. when either 0 < 푖푁푃,푚푒 ≤ 푖푁푃∗  or 푖푁푃∗ ≤ 푖푁푃,푚푒 < 0 ), the algorithm 
identifies a Natural Balancing Mechanism and stops. If natural 
balancing is not identified, it is necessary to start modulating at 
least one leg in MS mode. As shown in [52], no more than one 
leg is needed to work in MS mode for a three-phase converter; 
neverthless this is not the case for a multiphase system. 
Therefore, an iterative algorithm is executed to identify the 
phases needed to be modulated in MS mode. Only one extra 
phase to be operated in MS mode is selected in each iteration 
and it is chosen according to the effect of the corresponding NP 
current on the DC-bus voltages: 
- if the NP voltage is to evolve in the wrong direction (i.e. 푖푁푃,푚푒 and 푖푁푃∗  have the opposite sign), the selected phase is 
the most unbalancing one; 
- if the NP voltage is to evolve in the correct direction, but with 
Fig. 4.  Effect of the modification of the Current Gain Factor on a phase: 푖푁푃,푆푆 (SS Mode), 푖푁푃,푇퐿 (TL Mode), 푖푁푃,푀푆 (Optimal MS Mode). 
Fig. 5.  Neutral point current modification through the proposed hybrid method: 푖푁푃,푆푆 (SS Mode), 푖푁푃,푇퐿 (TL Mode), 푖푁푃,푀푆 (Optimal MS Mode). 
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an excessive slope (i.e. 푖푁푃,푚푒 and 푖푁푃∗  have the same sign, 
but |푖푁푃,푚푒| > |푖푁푃∗ | ), the selected phase is the most 
balancing one. 
The most balancing/unbalancing phase can be found from (7) 
by identifying the highest or lowest value among all the NP 
currents 푖푁푃,푘 = 푖푘 ⋅ 푑푁푃,max(푣푘̃∗ + 푣0,표푝푡,푚푒∗ ).  
By denoting with 푚 the leg selected to work in MS mode, the 
corresponding gain factor is found as: 
훼푚 = 1 − (푖푁푃,푚푒 − 푖푁푃∗ ) 푖푁푃,푚⁄  (12)
If 훼푚 < 0 in (12), it means that the choice of single leg to 
operate in MS mode is not enough to guarantee the desired 
current. Then, the algorithm sets 훼푚 to 0 (i.e. the 푚-th phase 
works in TL mode) and the iterative procedure is repeated with 
a new search of the minimum error breaking point and with the 
selection of another phase to operate in MS mode. A qualitative 
effect of this method onto the 푖푁푃 (푣0∗) waveform is shown in 
Fig. 5 to allow a graphical interpretation. 
At the end of this procedure, the algorithm has selected both 
the common mode voltage reference 푣0∗  and the gain factors 훼푘 
for all phases. Then, both the leg voltage reference 푣푘∗  and the 
NP-duty cycle 푑푁푃,푘  are uniquely determined for each 푘-th 
NPC leg and the corresponding top/bottom device’s duty-cycles 
are evaluated by substituting (4) and (6) in (2), resulting in: 
푑푇 ,푘= [(푣푘̃∗+푣0∗) − 푣퐷퐶,퐵 ⋅ 훼푘 ⋅ 푑푁푃,max(푣푘̃∗+푣0∗)] 푣퐷퐶⁄  푑퐵,푘=[(푣푘̃∗+푣0∗) + 푣퐷퐶,푇 ⋅ 훼푘 ⋅ 푑푁푃,max(푣푘̃∗+푣0∗)] 푣퐷퐶⁄  (13)
The flowchart of the proposed strategy is illustrated in 
Fig. 6. First, 푣0,min∗  and 푣0,max∗  are found by (8): they represent 
the extreme clamping voltages for 푣0∗ . Then, the internal 
clamping voltages are found by setting 푣푘∗ = 푣푘̃∗ + 푣0∗ = 푣퐷퐶,퐵 
(for each 푘 -th converter’s leg) and by verifying that the 
resulting common mode voltage is included in [푣0,min∗ ,  푣0,max∗ ]. 
The gain factors 훼푘  are initialized to 1  and NP current is 
evaluated via (7) and compared to the reference value 푖푁푃∗  for 
each breaking point. If an intersection is possible (i.e. the error 
function has at least one zero-crossing point), the optimal 
common mode voltage is found via (11), otherwise the MS 
iterative cycle is executed until either it is possible to impose 푖푁푃 = 푖푁푃∗  (by reducing one or more gain factors 훼푘 ) or a 
natural balancing mechanism is recognized. Finally, the 
top/bottom devices’ duty cycles are found by (13) and 
compared to the common triangular carrier signal 휎푐  (which is 
in range from 0 to 1). From the computational point of view, 
the NP current evaluation at the breaking points can be 
performed in a faster way by storing the NP current 
contributions 푖푘 ⋅ 푑푁푃,max(푣푘̃∗ + 푣0푏,ℎ∗ )  in a 푀 × (푀 + 2) 
matrix at the beginning of each modulation interval. 
With respect to the sole exploitation of the common mode 
voltage, the proposed technique can overcome the limitations 
existing in case of high modulation indexes. With respect to the 
sole exploitation of the multi-step switching mode, the 
automatic choice of the optimal common mode voltage can 
ensure faster control with less switching transitions. 
Moreover, since 푖푁푃 (푣0∗)  is always a piece-wise linear 
function, when the MS mode is activated, the simultaneous 
common mode voltage injection automatically chooses 푣0∗  
among its breaking points, leading to a voltage clamping for one 
of the converter’s legs. The clamped leg does not bring any 
switching transition and mitigates the increase of the switching 
losses caused by the MS mode. Given this property, some 
enhanced DPWM techniques can be conceived as special cases 
of the proposed approach. As an example, the technique 
proposed in [52] for three-phase converters can be obtained by 
discarding the error cancellation algorithm (11) in case of SS 
mode and by imposing 푖푁푃∗ = 0 for MS mode operations. 
IV. NUMERICAL AND EXPERIMENTAL RESULTS 
The proposed modulation technique has been validated 
experimentally on a custom-made multiphase NPC prototype. 
To highlight its effectiveness, the approach has been compared 
with the modulation techniques proposed in [38] and in [43], 
(which can be respectively considered as the state-of-the-art 
techniques based on the sole CMI or on the sole MS mode) and 
with a standard carrier-based PWM (CBPWM) technique, 
which does not actively address the NP voltage control. 
The converter is based on Semikron SKM50GB12T4 
modules. The switching frequency has been chosen to be 2 kHz, 
while the dead time for the semiconductor switching transitions 
has been set in hardware to 6 µs. Both the top and the bottom 
DC capacitances have been set to 300 µF and realized through 
the parallel connection of three Kemet C4AE polypropylene 
capacitors. The overall converter DC voltage has been supplied 
through a Sorensen SGI 600/25 and stabilized to 300 V. 
All the modulation techniques have been implemented on a 
dSpace ds1006 platform with a 2 kHz sampling rate, while the 
measurements have been recorded through a Tektronix 
DPO/MSO 2014 oscilloscope. As in [52], the NP current 
reference 푖푁푃∗  has been set through a feedback predictive 
controller acting on the voltage unbalance (푣퐷퐶,푇 − 푣퐷퐶,퐵). 
Several tests have been performed in different scenarios. 
For each test, the displayed waveforms are the bottom and the 
top DC-bus voltage ( 푣퐷퐶,퐵  and 푣퐷퐶,푇 , in light blue and 
Fig. 6.  Flowchart of the proposed hybrid modulation technique. 
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magenta, respectively) and the 1st converter’s leg voltage and 
current (푣1 and 푖1, in dark blue and green, respectively). 
A. Steady State Behavior for Three-Phase RL Load 
The test has been performed by supplying a set of 
symmetrical and sinusoidal voltage references to a balanced 
three-phase ohmic-inductive load with 푅 ≈ 20 Ω  and 퐿 ≈ 360 mH. To better highlight the NP voltage fluctuation 
the supply frequency has been set to 20 Hz. To consider 
different operating conditions the magnitude of the phase 
voltage references 푣푘̃∗  has been set to 100 V (i.e. below 푣퐷퐶 2⁄ ), 
to 150 V (i.e. equal to 푣퐷퐶 2⁄ ) and to 173.3 V (i.e. equal to 푣퐷퐶 √3⁄ ). By defining the modulation index 푀푖푛푑 as the ratio 
between the peak reference voltage and 푣퐷퐶 2⁄ , the testing 
scenarios correspond to modulation index values of 0.66, 1.00 
and 1.15. The results are shown in Fig. 7. Table II summarizes 
the average number of switching transitions per leg in one 
fundamental period. 
For the test at 100 V it can be easily noted that all the 
techniques, with the only exception of the standard CBPWM, 
are able to suppress the NP voltage ripple. In this context, given 
the sufficient range of the 푣0∗  feasibility interval, the proposed 
approach does not need to operate in MS mode and applies the 
same leg output voltages as CMI method proposed in [38]. Both 
methods show fewer switching transitions than the pure MS 
based technique described in [43] (about 25% less, Table II). 
When the reference voltage is 150 V, the feasibility interval 
for the CMI is narrow and the technique of [38] is unable to 
suppress the NP voltage fluctuation, whose magnitude is only 
slightly lower than the corresponding fluctuation obtained with 
the standard CBPWM method. On the other hand, the MS 
approaches (including the proposed one) are able to keep the 
DC-bus voltages equalized. It can be easily observed that, for 
the proposed approach, the CMI makes it possible to exploit the 
multi-step operation for reduced amount of time when 
compared to the pure MS based approach. Moreover, the 
clamping of the leg voltage to the DC rails further reduces the 
number of switching transitions (about 22% less, Table II). 
A similar behaviour can be seen when the reference voltages 
are set to 173.3 V. Again, CBPWM and pure CMI based 
modulation perform poorly, while the proposed technique is 
able to suppress the NP voltage ripple with fewer transitions 
than the pure MS based approach (about 22% less, Table II). 
A comparison of the estimated switching losses obtained 
with the proposed algorithm and with the MS based approach 
(which are the only methods always able to perform the NP 
voltage control) is shown in Fig. 8. The comparison is provided 
for different values of the modulation index 푀푖푛푑  and for 
different load power factor angles 휑 . The losses have been 
estimated through numerical simulations by assuming a linear 
evolution of the transistor’s voltage and currents during each 
switching transition. Results have been averaged over 30 
periods of the 20 Hz fundamental frequency. 
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a) Proposed method b) CMI method c) MS method d) Standard CBPWM method 
Fig. 7. Steady state results on the symmetrical three-phase system (RL load; 20 Hz). 
Fig. 8.  Ratio between the estimated switching losses with the proposed hybrid 
algorithm and with the pure MS algorithm. 
TABLE II.     AVERAGE NUMBER OF SWITCHING TRANSITIONS IN THE  
STEADY STATE TEST FOR THE THREE-PHASE RL LOAD 
[V]/[Hz] Proposed method CMI method MS method Standard CBPWM 
100/20 199 201 267 198 
150/20 207 140 266 198 
173/20 211 135 272 198 
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As can be noted, the estimated losses with the proposed 
algorithm are always lower than 90% of the ones obtained with 
the MS approach. For high power factor loads (i.e. when 휑=0° 
and 휑=180°) the losses ratio is around 75% for the whole range 
of 푀푖푛푑. On the contrary, when the load is prevalently reactive 
(i.e. 휑=90° and 휑=270°) the losses have the lowest ratios for 
low modulation indexes (around 60% up to 푀푖푛푑 = 0.6) and 
the highest ratios for high modulation indexes (around 85%).  
For the experimental results depicted in Fig. 7, the load 
power factor angle is always 휑 ≈ 66°  and the power losses 
ratios have been found to be 푃푠푤,퐻푌 푃푠푤,푀푆⁄ ≈ 73% for the 
100 V test (푀푖푛푑 ≈ 0.66 ), 푃푠푤,퐻푌 /푃푠푤,푀푆 ≈ 84%  for the 
150 V test (푀푖푛푑 ≈ 1.00) and 푃푠푤,퐻푌 /푃푠푤,푀푆 ≈ 83% for the 
173 V test (푀푖푛푑 ≈ 1.15), thus matching the numerical results. 
B. Transient Behavior for Three-Phase RL Load 
Again, the test has been performed by supplying a set of 
symmetrical and sinusoidal voltage references with both 100 V 
and 150 V peak amplitude to the balanced three-phase load of 
the previous test. Each controller is initially driven to set 푣퐷퐶,퐵 
to the 40% of the total DC-bus voltage and is then switched to 
the equalization mode. Since the standard CBPWM cannot 
control 푣퐷퐶,퐵, the initial asymmetry is forced through the pure 
MS based approach of [43] (the grey shaded area in Fig. 9d). 
After 40 ms the mode is changed from MS to CBPWM. The 
results are shown in Fig. 9. 
For the 100 V test it is easy to notice the similarity between 
the pure CMI based and the proposed method, which complete 
the equalization in a 20 ms time window. The pure MS based 
approach performs more slowly due to the natural balancing 
mechanism recognition, which tends to avoid the multi-step 
behaviour when it is not needed. The standard CBPWM evolves 
towards the equalized state in almost 360 ms and, as in the 
previous test, exhibits a superimposed NP ripple. 
The 150 V test again highlights the main differences 
between the different approaches. As in the previous scenario, 
the pure CMI based technique suffers with NP voltage ripple, 
which is present both with the unbalanced and with the 
balanced DC-bus capacitors. This effect is completely absent in 
the other active balancing modulation techniques. The proposed 
approach is faster than the one given in [43] due to the 
exploitation of a proper CMI. 
C. Steady State Behavior for Five-Phase Induction Machine 
The test has been performed by supplying a set of 
symmetrical and sinusoidal voltage references to a custom-
made five-phase induction machine working at no load. Its 
electrical parameters are summarized in Table III.  
The machine has been supplied in V/f mode in three 
different conditions. The results are depicted in Fig. 10 and the 
number of switching transitions per fundamental period of the 
examined converter leg are summarized in Table IV. 
The presence of more phases in a symmetrical configuration 
contributes to a reduction of the NP voltage fluctuation with 
respect to the three-phase scenario (note that in Fig. 10 for DC-
bus voltages, only the ripple is shown, and the scale is set to 
1 V/div). Again, the peculiar properties of each method are 
evident from the leg voltage waveforms. 
For the 100 V/33.3 Hz test the proposed method performs 
similarly to the CMI based one, while the effect of the multi-
step behaviour of the technique proposed in [43] is evident in 
the leg voltage waveform. All the techniques are able to 
guarantee a NP peak-to-peak voltage ripple of about 1.5 V, but 
the MS approach has about 20% more transitions (Table IV). 
For both the 150 V/50 Hz and the 158 V/52.5 Hz scenarios, the 
pure CMI based technique shows a slightly higher fluctuation 
due to the reduced feasibility interval for 푣0∗ . The proposed 
approach introduces a MS behaviour and performs similarly to 
the technique proposed in [43], but with less switching 
transitions (about 17% and 8% less, respectively; Table IV). 
This is due to the simultaneous action of the CMI, which clamps 
the leg voltage to the negative DC-bus rail for a longer interval. 
D. Transient Behavior for Five-Phase Induction Machine 
This test has been performed for a single scenario, with the 
reference voltages set to 150 V (peak), 50 Hz. Similarly to the 
corresponding three-phase test, the control commences the 
equalization process starting from an unbalanced DC bus (with 
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Fig. 9. Transient results on the symmetrical three-phase system (RL load; 20 Hz). 
a) Proposed method b) CMI method c) MS method d) Standard CBPWM method 
TABLE III.     FIVE-PHASE INDUCTION MACHINE’S PARAMETERS 
Parameter Symbol Value 
No. of pole pairs P 2 
Stator resistance Rs 0.75 Ω 
Rotor resistance R’r 0.75 Ω 
Stator leakage inductance Lls 11.25 mH 
Rotor leakage inductance L’lr 3.75 mH 
Magnetizing inductance Lm 128.75 mH 
 
TABLE IV.     AVERAGE NUMBER OF SWITCHING TRANSITIONS IN THE  
STEADY STATE TEST FOR THE FIVE-PHASE INDUCTION MACHINE 
[V]/[Hz] Proposed method CMI method MS method Standard CBPWM 
100/33.3 110 112 138 120 
150/50 81 64 98 83 
158/52.5 77 63 84 76 
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푣퐷퐶,퐵 = 40% ⋅ 푣퐷퐶). The results are depicted in Fig. 11. 
As can be easily observed, both the proposed and the pure 
MS method are able to perform the equalization within 15 ms, 
while the pure CMI based technique needs almost 120 ms due 
to the narrow feasibility interval of 푣0∗ . Note the difference in 
the time scale in Fig. 10 sub-plots. Given the symmetrical load, 
the standard CBPWM naturally evolves towards the 
equalization, but in a longer time window (more than 1 s). 
E. Steady State for Unbalanced Five-Phase Induction Machine 
Finally, the capabilities of the methods have been studied 
for an asymmetrical load. To obtain the asymmetry an external 
5 Ω resistor has been connected in series to the fifth phase, thus 
making the machine electrically unbalanced. The references 
were set again to 150 V/50 Hz. The results are shown in Fig. 12 
and the corresponding average number of switching transitions 
per period are summarized in Table V. 
As evident, this condition shows a significantly higher NP 
voltage fluctuation if compared to the balanced load (note that 
the scaling for 푣퐷퐶,퐵  and 푣퐷퐶,푇  is now set to 5 V/div). 
Standard CBPWM shows the highest peak-to-peak voltage 
deviation (of about 10 V). The CMI based technique, given the 
high modulation index, is unable to suppress this ripple and 
behaves poorly. On the contrary, the other two approaches 
guarantee the equalization and, as expected, the proposed 
technique operates with fewer switching transitions (about 11% 
less, Table V) due to the leg voltage clamping allowed by 푣0∗ . 
V. CONCLUSIONS 
The paper presented a carrier-based pulse width modulation 
technique for multiphase neutral point clamped converters with 
the DC-bus NP voltage control capability. The proposed 
strategy exploits all the available degrees of freedom of the 
system and optimally combines two standard approaches for 
this kind of control. Those standard approaches are either based 
on the sole injection of a proper common mode signal into the 
leg voltage references or on the sole multi-step working 
principle. The proposed approach guarantees the desired 
control in all the converter’s working conditions, including high 
modulation indexes and unbalanced loads. It follows an 
iterative procedure aimed to reduce the switching transition 
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Fig. 10. Steady state results on the symmetrical five-phase system (induction machine; V/f control). 
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Fig. 11. Transient results on the symmetrical five-phase system (induction machine; 150 V / 50 Hz). 
a) Proposed method b) CMI method c) MS method d) Standard CBPWM method 
Fig. 12. Steady state results on the unbalanced five-phase system (induction machine with external resistor in phase 5; 150 V / 50 Hz). 
TABLE V.    AVERAGE NUMBER OF SWITCHING TRANSITIONS IN THE STEADY 
STATE TEST FOR THE UNBALANCED FIVE-PHASE INDUCTION MACHINE 
[V]/[Hz] Proposed method CMI method MS method Standard CBPWM 
150/50 91 53 102 80 
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rate, and hence the corresponding switching losses. The 
approach has been experimentally tested on a three-phase and 
on a five-phase test-bench and compared with some other 
techniques available in the technical literature. The results show 
satisfactory behaviour in all the testing scenarios and the 
proposed method is especially suited for high modulation 
indexes. It combines the benefits of both degrees of freedom for 
capacitors voltage balancing (CMI and MS operation) resulting 
in faster transient responses and in reduced transition rates. 
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